翻訳と辞書
Words near each other
・ Binary Hammer
・ Binary hardening
・ Binary heap
・ Binary icosahedral group
・ Binary image
・ Binary Independence Model
・ Binary Integer Decimal
・ Binary lambda calculus
・ Binary Land
・ Binary large object
・ Binary liquid
・ Binary logarithm
・ Binary logic
・ Binary matroid
・ Binary moment diagram
Binary multiplier
・ Binary number
・ Binary object
・ Binary octahedral group
・ Binary offset carrier modulation
・ Binary operation
・ Binary opposition
・ Binary option
・ Binary Ordered Compression for Unicode
・ Binary pattern (image generation)
・ Binary Peaks
・ Binary plan
・ Binary prefix
・ Binary prioritization
・ Binary protocol


Dictionary Lists
翻訳と辞書 辞書検索 [ 開発暫定版 ]
スポンサード リンク

Binary multiplier : ウィキペディア英語版
Binary multiplier
A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders.
A variety of techniques can be used to implement a digital multiplier. Most techniques involve computing a set of ''partial products'', and then summing the partial products together. This process is similar to the method taught to primary schoolchildren for conducting long multiplication on base-10 integers, but has been modified here for application to a base-2 (binary) numeral system.
==History==

Until the late 1970s, most minicomputers did not have a multiply instruction, and so programmers used a "multiply routine"〔
"The Evolution of Forth"
by Elizabeth D. Rather et al.
()
()
〕〔
("Interfacing a hardware multiplier to a general-purpose microprocessor" )

which repeatedly shifts and accumulates partial results,
often written using loop unwinding. Mainframe computers had multiply instructions, but they did the same sorts of shifts and adds as a "multiply routine".
Early microprocessors also had no multiply instruction. Though the multiply instruction is usually associated with the 16-bit microprocessor generation,
at least two "enhanced" 8-bit micro have a multiply instruction: the Motorola 6809, introduced in 1978, and the modern Atmel AVR 8bit microprocessors present in the ATMega, ATTiny and ATXMega microcontrollers.
As more transistors per chip became available due to larger-scale integration, it became possible to put enough adders on a single chip to sum all the partial products at once, rather than reuse a single adder to handle each partial product one at a time.
Because some common digital signal processing algorithms spend most of their time multiplying, digital signal processor designers sacrifice a lot of chip area in order to make the multiply as fast as possible; a single-cycle multiply–accumulate unit often used up most of the chip area of early DSPs.

抄文引用元・出典: フリー百科事典『 ウィキペディア(Wikipedia)
ウィキペディアで「Binary multiplier」の詳細全文を読む



スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース

Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.